Travelling information

Venue location

* Morning Lab: L17, floor 1

* Afternoon Lab: L26 , floor 2

* Workshop location: Escuela Politécnica Superior I (see the map), Labs L17 and L26

* Universidad de Alicante, Campus Universitario de Sant Vicent del Raspeig (Carretera de San Vicente s/n, coordenadas GPS: 38.3853798,-0.511169,381)

- By plane: Alicante Airport is 15km from University of Alicante (it takes about 15m by taxi, 15€-20€)

- By train: Train station is in the city centre, there are several trains per day from Madrid (2.2hrs).

- How to get to the University from the city centre: https://web.ua.es/en/oia/transporte-universitario/

● By taxi: about 20m (15€-20€)

● By bus (Transporte Metropolitano de Alicante): Line 24 Alicante (Estación de Autobuses)-Universidad-San Vicente del Raspeig

● By metro (tram): Line L2 (San Vicente del Raspeig-Luceros) Luceros station (4m by walk from train station)

- Futher guidance: https://eps.ua.es/es/infraestructuras-espacios/infraestructuras-y-espacios/politecnica-i-edificio-docente-y-de-administracion.html

Hotel

They’re very few options nearby the university, there is only one nice student residence that we’d recommend: https://www.villauniversitaria.com/

You can make the reservation in booking.com (reserve as soon as possible because UA hosts another conference those days)

If you prefer the city center, there are several options near the metro station/bus stop:

- https://www.lacityhotelmercado.com/ (5m walk)

- Eurostars Lucentum (5m walk)

- https://www.hospes.com/es/amerigo/ (10m walk)

- Hotel Meliá Alicante (20m walk) nearby the beach of the city

- Hotel Spa Porta Maris (25m walk) nearby the beach of the city

RVfpga (RISC-V fpga) Understanding Computer Architecture - A Hands-On, In-Person, One-Day-Workshop

Bring RISC-V to your course in computer architecture using RVfpga

This workshop shows how to use RISC-V to teach computer architecture and the design of systems on chip (SoCs). Let us empower you to teach next generation computer science, electrical and computer engineering students with hands-on real-world expertise in computer architecture and the RISC-V instruction set architecture.

What is the RVfpga workshop about?

RISC-V is a rapidly growing world-wide movement. It is open source and provides extensions, making it easier to target to various platforms. This RVfpga workshop presents a commercial RISC-V system targeted to an FPGA, discusses the theory, architecture, and course structure, and shows how to use the hands-on labs that are provided as part of the complete RISC-V FPGA (RVfpga) Course. The course explores the fundamentals of computer architecture using Western Digital’s open-source, commercial SweRV EH1 RISC-V core targeted to a Xilinx Artix 7 FPGA on Digilent’s Nexys A7 development board. Everyone will get hands-on experience with this FPGA platform and the software tools, enabling a fast start when you return to your university.

What will you learn?

The workshop shows how to quickly get the RISC-V FPGA system and RISC-V tools up and running. Then, we describe all of the RVfpga labs and show how to use and work through a selection of the labs hands-on. We also discuss how to integrate RVfpga into your curriculum.

Specific topics include:

* Installing tools (which can be done before the workshop)

* Targeting the SweRV EH1 RISC-V core to an FPGA

* Analyzing and modifying the RISC-V-core and memory hierarchy

Workshop Schedule: 9AM to 5PM

Draft Schedule:

- Welcome, Introductions and Set-up

- Introduction to the teaching materials and workshop

>>Break

- Instruction and Hands-On Labs

- Overview of the Imagination University Programme

>> Lunch Break and Networking

- Instruction and Hands-On Labs

- Feedback Forms

>>Break

- How to fit RVfpga into your curriculum, Your next steps, Q&A

*The schedule for the day is subject to change. So that you can plan your travel, we will not start earlier than 9AM and our finish will be 5PM latest.

Materials:

All delegates will be given access to the lecture slides and course notes, programming exercises and solutions as well as example exam questions and answers.

Trainer's information:

Daniel A. Chaver Martínez obtained a Physics Degree from University of Santiago de Compostela (USC) in 1998 and an Electronic Engineering Degree from University Complutense of Madrid (UCM) in 2000. He developed his PhD from 2000 to 2006 at UCM. He has tought many different courses related to Computer Architecture since 2000. His current research interests include: Architectural Techniques for the Cache and for Non-volatile Memories and OS Scheduling for Asymmetric MultiProcessors. Since 2015, he has been collaborating with Imagination Technologies in the developement of some of their processors and teaching materials.

For more information about the Imagination University Programme and RVfpga CLICK HERE.